### DEVELOPMENT DATA This data sheet contains advance information and

specifications are subject to change without notice.





**SAA3028** 

5,5 V

200 μA

-25 to +85 °C

# INFRARED REMOTE CONTROL TRANSCODER (RC-5)

## GENERAL DESCRIPTION

The SAA3028 is intended for use in general purpose (RC-5) remote control systems. The main function of this integrated circuit is to convert RC-5 biphase coded signals into equivalent binary values. Two input circuits are available: one for RC-5 coded signals only; the other is selectable to accept (1) RC-5

coded signals only, or (2) RC-5 (extended) coded signals only. The input used is that at which an active code is first detected. Coded signals not in RC-5/RC-5(ext) format are rejected. Data input and output is by serial transfer, the output interface being compatible for I<sup>2</sup>C bus operation.

Features

- Converts RC-5 or RC-5(ext) biphase coded signals into binary equivalents
- Two data inputs, one fixed (RC-5), one selectable (RC-5/RC-5(ext)) Rejects all codes not in RC-5/RC-5(ext) format
- I<sup>2</sup>C output interface capability Power-off facility
- Master/slave addressable for multi-transmitter/receiver applications in RC-5(ext) mode
- Power-on-reset for defined start-up

UUK	JK H	EF	EKENCE	DATA		

Supply voltage range	$v_{DD}$	4,5	to
Supply current (quiescent) at			

supply voltage range	$v_{DD}$	4,5 to
Supply current (quiescent) at		
$V_{DD} = 5.5 \text{ V}; T_{amb} = 25 \text{ °C}$	lnn	max.

Tamb

PACKAGE OUTLINE

16-lead DIL; plastic (SOT-38Z).





Fig. 1 Block diagram.



16

 $V_{DD}$ 

positive supply (+5 V)

## Input function

**FUNCTIONAL DESCRIPTION** 

The two data inputs are accepted into the buffer as follows:

DATA 1. Only biphase coded signals which conform to the RC-5 format are accepted at this input.

 DATA 2. This input perfectly a conformation of the RC-5 format are accepted at this input.

- DATA 2. This input performs according to the logic state of the select input RC5. When RC5 = HIGH,
   DATA 2 input will accept only RC-5 coded signals. When RC5 = LOW, DATA 2 input will accept
- only RC-5(ext) coded signals.

  The input detector selects the input, DATA 1 or DATA 2, in which a HIGH to LOW transition is first

detected. The selected input is then accepted by the buffer for code conversion. All signals received that are not in the RC-5 or RC-5(ext) format are rejected.

Formats of RC-5 and RC-5(ext) biphase coded signals are shown in Figs 3 and 4 respectively; the codes commence from the left of the formats shown. The bit-times of the biphase codes are defined in Fig. 5.




Fig. 3 RC-5 code format: the first start bit is used only for detection and input gain-setting; stop time = 1,5 bit-times (nominal).




Fig. 4 RC-5(extended) code format: the first start bit is used only for detection and input gain-setting; stop time = 1,5 bit-times (nominal).




Fig. 5 Biphase code definition: RC-5 bit-time =  $2^7 \times T_{OSC} = 1,778$  ms (typical); RC-5(ext) bit-time =  $2^6 \times T_{OSC} = 0,89$  ms (typical), where  $T_{OSC} = 1,778$  the oscillator period time.

DAV = HIGH

#### **FUNCTIONAL DESCRIPTION** (continued)

More information is added to the input data held in the buffer in order to make it suitable for transmission via the I<sup>2</sup>C interface. The information now held in the buffer is as follows:

C-5 buffer contents		RC-5(ext) buffer contents	
data valid indicator	1 bit	<ul> <li>data valid indicator</li> <li>format indicator</li> <li>input indicator</li> <li>master address</li> <li>control</li> <li>slave address</li> <li>data</li> </ul>	1 bit
format indicator	1 bit		1 bit
input indicator	1 bit		1 bit
control	1 bit		3 bits
address data	5 bits		8 bits
command data	6 bits		8 bits

The information assembled in the buffer is subjected to the following controls before being made available at the I2C interface:

ENB = HIGH	Enables the set standby input SSB.
SSB = LOW	Causes power-off output PO to go HIGH.
PO = HIGH	This occurs when the set standby input SSB = LOW and allows the existing valued in the buffer to be overwritten by the new binary equivalent values. After ENB = LOW, SSB is don't care.
PO = LOW	This occurs according to the type of code being processed, as follows:

RC-5. When the binary equivalent value is transferred to the buffer. RC-5(ext). When the reset standby bit is active and the master address bits are equal in value to the MAO, MA1, MA2 inputs. At power-on, PO is reset to LOW.

This occurs when the buffer contents are valid. If the buffer is not empty, or an output transfer is taking place, then the new binary values are discarded.

### **Output function**

The data is assembled in the buffer in the format shown in Fig. 6 for RC-5 binary equivalent values, or in the format shown in Fig. 7 for RC-5(ext) binary equivalent values. The data is output serially, starting from the left of the formats shown in Figs 6 and 7.




Fig. 6 RC-5 binary equivalent value format.





Fig. 7 RC-5(ext) binary equivalent value format.

The output signal DAV, derived in the buffer from the data valid bit, is provided to facilitate use of the transcoder on an interrupt basis. This output is reset to LOW during power-on.

The I<sup>2</sup>C interface allows transmission on a bidirectional, two-wire I<sup>2</sup>C bus. The interface is a slave transmitter with a built-in slave address, having a fixed 7-bit binary value of 0100110. Serial output of the slave address onto the I<sup>2</sup>C bus starts from the left-hand bit.

### Oscillator

The oscillator can comprise a ceramic resonator circuit as shown in Fig. 8. The typical frequency of escillation is 455 kHz.



(1) Catalogue number of ceramic resonator: 2422 540 98008.

Fig 9 Ossillator : ::

### **FUNCTIONAL DESCRIPTION (continued)**

#### I<sup>2</sup> C bus transmission

Formats for I<sup>2</sup>C transmission in low and high speed modes are shown respectively in Figs 9 and 10.




Fig. 9 Format for transmission in I<sup>2</sup>C low speed mode.




Fig. 10 Format for transmission in I<sup>2</sup>C high speed mode.

#### Note to Figures 9 and 10

When  $R/\overline{W}$  bit = 0; the slave generates a NACK (negative acknowledge), leaves the data line HIGH and waits for a stop (P) condition.

When the receiver generates a NACK; the slave leaves the data line HIGH and waits for P (the slave acting as if all data has been transmitted).

When all data has been transmitted, the data line remains HIGH and the slave waits for P.

### **SAA3028**

#### **RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage range with respect to V <sub>SS</sub>	$v_{DD}$	0,5 to	+15 V
Input voltage range	$v_1$	−0,5 to (V <sub>I</sub>	<sub>OD</sub> +0,5) V*
Input current	± 1 <sub>1</sub>	max.	10 mA
Outside the second seco			

 Output voltage range
  $V_O$  -0.5 to  $(V_{DD}+0.5)$  V\*

 Output current
  $\pm I_O$  max.
 10 mA

 Power dissipation output OSCO
  $P_O$  max.
 50 mW

 Power dissipation are putrate (all extra putrate)
  $P_O$   $P_O$   $P_O$ 

Power dissipation per output (all other outputs) PO 100 mW max. Total power dissipation per package Ptot 200 mW max. Operating ambient temperature range Tamb -25 to +85 °C Storage temperature range T<sub>sta</sub> -55 to +150 °C

#### **HANDLING**

Inputs and outputs are protected against electrostatic charge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see "Handling MOS Devices").



Purchase of Philips  $I^2C$  components conveys a licence under the Philips'  $I^2C$  patent to use the components in the  $I^2C$ -system provided the system conforms to the  $I^2C$  specifications defined by Philips.

#### **CHARACTERISTICS**

 $V_{SS}$  = 0 V;  $T_{amb}$  = -25 to 85  $^{o}$ C unless otherwise specified

parameter	V <sub>DD</sub> (V)	symbol	min.	typ.	max.	uni
Supply voltage	_	$V_{DD}$	4,5	_	5,5	٧
Supply current; quiescent at T <sub>amb</sub> = 25 <sup>o</sup> C	5,5	1 <sub>DD</sub>	_	_	200	μΑ
Inputs						
MAO, MA1, MA2, DATA 1, DATA 2, RC5, SCL, ENB, SSB, OSCI						
Input voltage HIGH	4,5 to 5,5	$v_{IH}$	0,7 x V <sub>DD</sub>	_	$V_{DD}$	V
Input voltage LOW	4,5 to 5,5	VIL	0	_	0,3 × V <sub>DD</sub>	V
Input leakage current at V <sub>I</sub> = 5,5 V; T <sub>amb</sub> = 25 °C Input leakage current	5,5	Iį	_	_	1	μА
at V <sub>I</sub> = 0 V; T <sub>amb</sub> = 25 °C;	5,5	-11		_	1	μΑ
Outputs					İ	
DAV, PO						
Output voltage LOW at $I_{OL} = 1.6$ mA	4,5 to 5,5	VOL		_	0,4	٧
Output leakage current at V <sub>O</sub> = 5,5 V; T <sub>amb</sub> = 25 °C OSCO	5,5	IOR		_	1	μΑ
Output voltage HIGH at -I <sub>OH</sub> = 0,2 mA	4,5 to 5,5	V <sub>ОН</sub>	V <sub>DD</sub> 0,5	_	_	٧
Output voltage LOW at IOL = 0,3 mA	4,5 to 5,5	VOL	_		0,4	v
Output leakage current at T <sub>amb</sub> = 25 °C; V <sub>O</sub> = 5,5 V	5,5	IOR		_	1	μА
V <sub>O</sub> = 0 V	5,5	IOR	_	_	1	μΑ
SDO		"				1
Output voltage LOW at IOL = 2 mA	4,5 to 5,5	VOL		_	0,4	v
Output leakage current at $V_O = 5.5 V$ ; $T_{amb} = 25 °C$	5,5	lor	-		1	μ <b>Δ</b>
Oscillator						
Max. oscillator frequency (Fig. 8)	4,75	fosci	500	_	_	kН